

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6





FIG. 7



8  
FIG




FIG. 9




FIG. 10




FIG. 11




FIG. 12





FIG. 13



**FIG. 14**

The diagram illustrates a cache organization with 16 sets. The address is divided into three fields: Tag address (11-10, 7-6, 2-1), SI (5), and WI (4). The Tag address is compared against the tag fields of the cache blocks (231a, 231b, 233a, 233b, 32a, 32b, 33a, 33b). The SI and WI fields are used for indexing into the RS register setting unit. The Way register (371) is used to select one of the four valid ways (121, 122, 123, 124) in each set. The selected data is then processed by the 128B blocks (35, 36, 37) to produce the final Data output. A 'hit' signal is generated when a valid tag is found.

FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20

Input		Output
Wn(n=0~7)	Count value	En
1(Active)	0(First time)	1(Enable)
1(Active)	1(Second time)	0(Disable)
0(Inactive)	0(First time)	0(Disable)
0(Inactive)	1(Second time)	1(Enable)